Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination | IMADE ET AL. | Examiner | Art Unit | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-2003/0107103	06-2003	lwata et al.	257/506
*	В	US-2002/0105034	08-2002	lwata et al.	257/368
X	ပ	US-5,994,756	11-1999	Umezawa et al.	257/510
X	D	US-5,275,965	01-1994	Manning, Monte	438/430
X	E	US-5,897,361	04-1999	Egawa, Hidemitsu	438/435
*	F	US-6,281,081	08-2001	Chien et al.	438/296
X	G	US-5,256,591	10-1993	Jun, Young K.	438/424
×	Н	US-6,436,790	08-2002	Ito, Shinya	438/424
	l	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	05-304205	11-1993	JP	Kiotoshi	H01L 21/76
	0	11-176924	07-1999	JP	Ri-Kanshin	H01L 21/76
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	G. Scott et al., NMOS Drive Current Reduction Caused By Transistor Layout And Trench Isolation Induced Stress, IEDM 99-827, pp 34.4.1-34.4.4, 1999 IEEE.				
	V					
	w					
	х					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.